

**This Page is Inserted by IFW Indexing and Scanning
Operations and is not part of the Official Record**

BEST AVAILABLE IMAGES

Defective images within this document are accurate representations of the original documents submitted by the applicant.

Defects in the images include but are not limited to the items checked:

- BLACK BORDERS**
- IMAGE CUT OFF AT TOP, BOTTOM OR SIDES**
- FADED TEXT OR DRAWING**
- BLURRED OR ILLEGIBLE TEXT OR DRAWING**
- SKEWED/SLANTED IMAGES**
- COLOR OR BLACK AND WHITE PHOTOGRAPHS**
- GRAY SCALE DOCUMENTS**
- LINES OR MARKS ON ORIGINAL DOCUMENT**
- REFERENCE(S) OR EXHIBIT(S) SUBMITTED ARE POOR QUALITY**
- OTHER:** _____

IMAGES ARE BEST AVAILABLE COPY.

As rescanning these documents will not correct the image problems checked, please do not report these problems to the IFW Image Problem Mailbox.



UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE
United States Patent and Trademark Office
Address: COMMISSIONER FOR PATENTS
P.O. Box 1450
Alexandria, Virginia 22313-1450
www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
09/896,882	06/29/2001	Sriram M. Bhamidipati	42390P11424	1020
8791	7590	08/18/2004	EXAMINER	
BLAKELY SOKOLOFF TAYLOR & ZAFMAN 12400 WILSHIRE BOULEVARD SEVENTH FLOOR LOS ANGELES, CA 90025-1030			TRUJILLO, JAMES K	
			ART UNIT	PAPER NUMBER
			2116	
DATE MAILED: 08/18/2004				

Please find below and/or attached an Office communication concerning this application or proceeding.

R/S

Office Action Summary	Application No.	Applicant(s)	
	09/896,882	BHAMIDIPATI ET AL.	
	Examiner	Art Unit	
	James K. Trujillo	2116	

-- The MAILING DATE of this communication appears on the cover sheet with the correspondence address --

Period for Reply

A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) FROM THE MAILING DATE OF THIS COMMUNICATION.

- Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication.
- If the period for reply specified above is less than thirty (30) days, a reply within the statutory minimum of thirty (30) days will be considered timely.
- If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication.
- Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133). Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).

Status

- 1) Responsive to communication(s) filed on 29 June 2001.
- 2a) This action is FINAL. 2b) This action is non-final.
- 3) Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under *Ex parte Quayle*, 1935 C.D. 11, 453 O.G. 213.

Disposition of Claims

- 4) Claim(s) 1-30 is/are pending in the application.
- 4a) Of the above claim(s) _____ is/are withdrawn from consideration.
- 5) Claim(s) _____ is/are allowed.
- 6) Claim(s) 1-30 is/are rejected.
- 7) Claim(s) _____ is/are objected to.
- 8) Claim(s) _____ are subject to restriction and/or election requirement.

Application Papers

- 9) The specification is objected to by the Examiner.
- 10) The drawing(s) filed on 29 June 2001 is/are: a) accepted or b) objected to by the Examiner.
Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).
Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).
- 11) The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.

Priority under 35 U.S.C. § 119

- 12) Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).
- a) All b) Some * c) None of:
1. Certified copies of the priority documents have been received.
2. Certified copies of the priority documents have been received in Application No. _____.
3. Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)).

* See the attached detailed Office action for a list of the certified copies not received.

Attachment(s)

- | | |
|---|---|
| 1) <input checked="" type="checkbox"/> Notice of References Cited (PTO-892) | 4) <input type="checkbox"/> Interview Summary (PTO-413) |
| 2) <input type="checkbox"/> Notice of Draftsperson's Patent Drawing Review (PTO-948) | Paper No(s)/Mail Date. _____. |
| 3) <input checked="" type="checkbox"/> Information Disclosure Statement(s) (PTO-1449 or PTO/SB/08)
Paper No(s)/Mail Date <u>06292001</u> . | 5) <input type="checkbox"/> Notice of Informal Patent Application (PTO-152) |
| | 6) <input type="checkbox"/> Other: _____. |

DETAILED ACTION

1. The office acknowledges the receipt of the following and placed of record in the file:
Drawings and Oath/Declaration dated 9/21/01.
2. Claims 1-30 are presented for examination.

Drawings

3. The drawings are objected to under 37 CFR 1.83(a). The drawings must show every feature of the invention specified in the claims. Therefore, the asynchronous logic as per claim 7 and the deep memory node as per claims 19-23 must be shown or the feature(s) canceled from the claim(s). No new matter should be entered.

Corrected drawing sheets are required in reply to the Office action to avoid abandonment of the application. Any amended replacement drawing sheet should include all of the figures appearing on the immediate prior version of the sheet, even if only one figure is being amended. The figure or figure number of an amended drawing should not be labeled as "amended." If a drawing figure is to be canceled, the appropriate figure must be removed from the replacement sheet, and where necessary, the remaining figures must be renumbered and appropriate changes made to the brief description of the several views of the drawings for consistency. Additional replacement sheets may be necessary to show the renumbering of the remaining figures. The replacement sheet(s) should be labeled "Replacement Sheet" in the page header (as per 37 CFR 1.84(c)) so as not to obstruct any portion of the drawing figures. If the changes are not accepted by the examiner, the applicant will be notified and informed of any required corrective action in the next Office action. The objection to the drawings will not be held in abeyance.

Claim Objections

4. Claim 23 is objected to because of the following informalities: on line 1 of the claim “target device comprises a” should be removed because there is no antecedent basis for the “target device”. Appropriate correction is required.

Claim Rejections - 35 USC § 102

5. The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless –

(b) the invention was patented or described in a printed publication in this or a foreign country or in public use or on sale in this country, more than one year prior to the date of application for patent in the United States.

6. Claim 1, 8, 19, 24 and 28 are rejected under 35 U.S.C. 102(b) as being anticipated by Khandekar et al., U.S. Patent 5,961,649.
7. As to claim 1, Khandekar teaches a method comprising:
- receiving a media clock signal (receiving from an AGP device 66 MHz clock at flip-flop 206) [figures 4, 5 and col. 3 lines 58-62];
 - creating a capture pulse to synchronize the media clock signal with a memory clock signal (clock pulse from 100 MHz clock) [figures 4, 5 and col. 8 lines 59-65];
 - storing the media data in a synchronous memory (memory integrated with the time domain of the host bust and the host interface) [col. 1 lines 34-38, col. 2 lines 57-65, and col. 7 lines 49-53];

Specifically, Khandekar teaches transferring data from a clock domain with slower clock to a clock domain with a faster clock. Khandekar teaches that main memory is synchronous with the processor's speed of the faster clock domain. Khandekar teaches that data would be transferred from the slow clock domain, such as AGP Graphics having 66 MHz clock, to the fast clock domain, such as the main memory.

8. As to claim 8, Khandekar taught the method according to claim 1 as described above. Khandekar further teaches wherein said creating a capture pulse to synchronize the media clock signal comprising creating a capture pulse to synchronize the media clock signal with a transition of the memory clock signal.

9. As to claim 19, Khandekar taught a system comprising:

- a. a host (processors 12) [figure 1];
- b. deep memory node coupled to said host (main memory 22) [figure 1];
- c. a physical layer device coupled to said deep memory node (host interface 18) [figure 1];

10. As to claims 24 and 28, Khandekar taught the claimed method therefore he also taught the claimed medium containing executable instructions.

Claim Rejections - 35 USC § 103

11. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negated by the manner in which the invention was made.

12. Claims 2-6, 9, 11-18 and 21 are rejected under 35 U.S.C. 103(a) as being unpatentable over Khandekar in view Melo et al., U.S. Patent 6,279,087.

13. As to claim 2, Khandekar taught the method according to claim 2 as described above. Khandekar fails to discuss further comprising scheduling to store the media data in synchronous memory. Khandekar only teaches storing media data in synchronous memory.

Melo teaches scheduling to store media data (from different devices such as an AGP, PCI, CPU and other interfaces) in synchronous memory (using an arbiter to multiplexed data paths using priority) [figure 6A and col. 17 line 52 through col. 18 line 6]. Melo teaches a system similar to that of Khandekar. Both systems send media data from devices such as AGP, PCI, and CPUs. Melo further teaches scheduling the storing of media data to allow fair access for all interfaces with priority [col. 17 lines 52-57]. Furthermore, the system of Melo achieves the advantage of maintaining system coherency and improved performance [col. 2 line 60-63].

It would have been obvious to one of ordinary skill in the art, having the teachings of Khandekar and Melo before him at the time the invention was made to modify the controller of Khandekar to include the scheduling of storing media data in the synchronous memory as taught by Melo in order to schedule the storing of media data.

One of ordinary skill in the art would be motivated to make this modification to achieve the advantages of system coherency, improved performance and allow fair access to all interfaces in view of Melo. The advantages would be highly desirable in Khandekar.

14. As to claim 3, Khandekar together with Melo taught the method according to claim 2 as described above. Khandekar teaches storing the media data based on a capture pulse. Melo

teaches scheduling to store the media data. It would have been obvious to one of ordinary skill in the art at the time of the invention to schedule to store the media data comprises initiating a signal based upon a capture pulse. In other words, it would have been obvious to one of ordinary skill, having Khandekar and Melo before him, to initiate a signal (to store the media signal) based upon the capture pulse (as taught by Khandekar) when the media data is scheduled to be stored (as taught by Melo).

15. As to claim 4, Khandekar taught the method according to claim 1 as described above. Kandekar fails to discuss the method further comprising multiplexing to store the media data in the synchronous memory. Khandekar only teaches storing media data in synchronous memory.

Melo teaches multiplexing to store the media data in synchronous memory [figure 6A and col. 18 lines 3-6]. Specifically, Melo teaches using multiplexed data paths to store media data in synchronous memory. Melo teaches a system similar to that of Khandekar. Both systems send media data from devices such as AGP, PCI, and CPUs. Melo further teaches multiplexing the storing of media data to allow fair access for all interfaces with priority [col. 17 lines 52-57]. In summary, the system of Melo teaches lower level details of data transfer. Furthermore, the system of Melo achieves the advantage of maintaining system coherency and improved performance [col. 2 line 60-63].

It would have been obvious to one of ordinary skill in the art, having the teachings of Khandekar and Melo before him at the time the invention was made to modify the controller of Khandekar to include the multiplexing to store media data in the synchronous memory as taught by Melo in order to select the paths for storing of media data.

One of ordinary skill in the art would be motivated to make this modification to achieve the advantages of system coherency, improved performance and allow fair access to all interfaces in view of Melo. The advantages would be highly desirable in Khandekar.

16. As to claim 5, Kandekar together with Melo taught the method according to claim 4 as described above. Melo further teaches wherein multiplexing to store the media data comprises receiving a write select signal (arbiter selects which media will write to memory) to store the media data [figure 6A, col. 16 lines 15-18 and col. 18 lines 3-6].

17. As to claims 6 and 9, Khandekar taught the method according to claim 1 as described above. Khandekar discloses receiving a media clock signal (as set forth above). Khandekar fails to disclose that the media clock signal comprises receiving a clock signal of a queue comprising data to capture. Specifically, Khandekar only teaches that data will be received on the transition of a capture pulse.

Melo teaches receiving a queue comprising data to capture (receiving data in write data queue 602) [col. 15 lines 35-36]. In using the data queues, Melo teaches that data is sent in queues.

Melo teaches a system similar to that of Khandekar. Both systems send media data from devices such as AGP, PCI, and CPUs. Melo further teaches multiplexing the storing of media data to allow fair access for all interfaces with priority [col. 17 lines 52-57]. In summary, the system of Melo teaches lower level details of data transfer. Furthermore, the system of Melo achieves the advantage of maintaining system coherency and improved performance [col. 2 line 60-63].

It would have been obvious to one of ordinary skill in the art, having the teachings of Khandekar and Melo before him at the time the invention was made to modify the controller of Khandekar to include the multiplexing to store media data in the synchronous memory as taught by Melo in order to select the paths for storing of media data. The data in the queues would be received on the transition of the 100 MHz clock signal used to as a capture pulse.

One of ordinary skill in the art would be motivated to make this modification to achieve the advantages of system coherency, improved performance and allow fair access to all interfaces in view of Melo. The advantages would be highly desirable in Khandekar.

18. As to claim 11, Khandekar taught an apparatus comprising:

- a. a synchronizer (transfer logic 38) [figures 1, 5 and col. 3 lines 26-29];
- b. synchronous memory (main memory 22) [figure 1 and col. 2 lines 57-65];

Khandekar does not expressly disclose a buffer coupled to said synchronizer and synchronous memory. Khandekar discloses that the synchronizer is coupled to the synchronous memory through a memory interface. Khandekar does not discuss the details of the memory interface.

Melo teaches a buffer (buffer 416) coupled to synchronous memory (to main memory 104) [figures 3, 4A, 5, 6A and 8A]. As set forth hereinabove, Melo teaches a system similar to that of Khandekar with advantages.

It would have been obvious to one of ordinary skill in the art, having the teachings of Khandekar and Melo before him to modify the memory interface disclosed by Khandekar to include a buffer as taught by Melo in order to temporarily hold data.

One of ordinary skill in the art would be motivated to make this modification to achieve the advantages of system coherency, improved performance and allow fair access to all interfaces in view of Melo. The advantages would be highly desirable in Khandekar.

19. As to claim 12, Khandekar together with Melo taught the apparatus according to claim 11 as discussed above. Melo further taught a multiplexer (multiplexed data paths 615) coupled to more than one buffer [figure 6A and col. 18 lines 3-6]. The data paths are coupled to CPU, PCI, AGP interfaces which each contain buffers (308, 414, 416, 418, 506, and 508) [figures 3, 4A and 5].

20. As to claim 13, Khandekar together with Melo taught the apparatus according to claim 11 as discussed above. Melo further taught a scheduler (Memory Queue Arbiter 626 and Queue Memory Control Unit 624) coupled to said synchronous memory [col. 17 line 52 through col. 18 line 9, figures 6A and 8A].

21. As to claim 14, Khandekar together with Melo taught the apparatus according to claim 11 as discussed above. Melo further taught an inbound register (Write Data Queue 602) coupled to said buffer [figure 6A].

22. As to claim 15, Khandekar together with Melo taught the apparatus according to claim 11 as discussed above. Khandekar further taught wherein synchronizer (transfer logic 38) comprises an asynchronous state machine [figures 1, 3, 6 and col. 3 lines 20-33]. The synchronizer of Khandekar comprises among other things delay logic, multiplexing logic, clock generation logic and masking logic all of which contain asynchronous logic.

23. As to claim 16, Khandekar together with Melo taught the apparatus according to claim 11 as described above. Melo further taught wherein said buffer comprises a buffer to capture data

from and inbound register (read request queue) [col. 5 lines 34-45 and figures 3, 4A, 5, 6A].

Melo teaches that data may be sent to and from memory. Therefore, the buffer captures data from an inbound register.

24. As to claim 17, Khandekar together with Melo taught the apparatus according to claim 11 as discussed above. Melo further teaches that the synchronous memory comprises a synchronous random access memory [col. 4 lines 62-64].

25. As to claim 18, Khandekar together with Melo taught the apparatus according to claim 11 as discussed above. Melo further taught wherein said synchronous memory (memory 104) comprises memory to store data from an inbound register (Write Data Queue) [figures 6A and 8A].

26. As to claim 21, Khandekar taught the system according to claim 19 as described above. Khandekar further taught an apparatus comprising:

- a. a synchronizer (transfer logic 38) [figures 1, 5 and col. 3 lines 26-29];
- b. synchronous memory (main memory 22) [figure 1 and col. 2 lines 57-65];

Khandekar does not expressly disclose a buffer coupled to said synchronizer and synchronous memory. Khandekar discloses that the synchronizer is coupled to the synchronous memory through a memory interface. Khandekar does not discuss the details of the memory interface.

Melo teaches a buffer (buffer 416) coupled to synchronous memory (to main memory 104) [figures 3, 4A, 5, 6A and 8A]. As set forth hereinabove, Melo teaches a system similar to that of Khandekar with advantages.

It would have been obvious to one of ordinary skill in the art, having the teachings of Khandekar and Melo before him to modify the memory interface disclosed by Khandekar to include a buffer as taught by Melo in order to temporarily hold data.

One of ordinary skill in the art would be motivated to make this modification to achieve the advantages of system coherency, improved performance and allow fair access to all interfaces in view of Melo. The advantages would be highly desirable in Khandekar.

27. As to claims 2, 4 and 9 Khandekar together with Melo taught the claimed method therefore together they also teach the claimed medium containing executable instructions.

28. Claims 10 and 30 are rejected under 35 U.S.C. 103(a) as being unpatentable over Khandekar in view Heuring and Jordan, "Computer System Design and Architecture" (Hereinafter Heuring).

29. As to claim 10, Khandekar taught the method according to claim 1 as described above. Khandekar does not expressly disclose wherein storing the data in a synchronous memory comprises writing a memory word to the synchronous memory. Khandekar teaches only that a signal that comprises data would be transferred to synchronous memory. Khandekar fails to discuss how the data is arranged.

Heuring teaches that data may be sent to a memory in many forms. Data may be sent as bits, bytes, half-words, words etc. [page 307 first paragraph of section 7.1.1]. The teachings of Heuring are directed toward a generic memory and can be reasonably applied to any type of memory. Heuring suggests to one of ordinary skill in the art that data may be send as a word

because when using a word the transmitted data does not have to be reassembled or disassembled by the CPU which would increase processing speed.

It would have been obvious to those of ordinary skill in the art would having the teachings of Khandekar and Heuring before them at the time of the invention to implement the writing of memory word to synchronous memory as taught by Heuring in the memory of Khandekar. One of ordinary skill would have done so that the transmitted data does not have to be reassembled or disassembled by the CPU to increase processing speed.

30. As to claim 30, Khandekar together with Heuring taught the claimed method therefore together they also taught the claimed medium containing executable instructions

31. Claim 7 is rejected under 35 U.S.C. 103(a) as being unpatentable over Khandekar in view Krakirian, U.S. Patent 6,064,247.

32. As to claim 7, Khandekar taught the method according to claim 1 as described above. Khandekar teaches wherein said creating a capture pulse to synchronize the media clock signal comprises creating a capture. Specifically, Khandekar only discusses using a 100 MHz clock generator to generate clock signals that are used as the capture pulse to [figures 4, 5 and col. 8 lines 58-65]. The clock generator of Khandekar is produced from a common oscillator that also produces a 66 MHz clock. Khandekar does not discuss the details of how the capture pulse is produced. Khandekar does not disclose creating a capture pulse with asynchronous logic.

Krakirian teaches creating a clock with asynchronous logic [figures 6A and 8]. Specifically, Krakirian teaches using asynchronous logic to generate a plurality of clock signal. Krakirian teaches a clocking method that produces a plurality of clocks that would applicable in

Khandekar. Further, the clocking method of Krakirian allows synchronization of operations by different logic elements operating at different frequencies [col. 1 lines 54-61].

It would have been obvious to one of ordinary skill in the art, having the teachings of Khandekar and Krakirian before him at the time the invention was made, to modify the common oscillator of Khandekar with the multiple frequency clock generator of Krakirian. One of ordinary skill would have make the modification to achieve synchronization of operations of different logic elements operating at different frequencies in view of the teaching of Krakirian.

33. As to claim 27, Khandekar together with Krakirian taught the claimed method therefore together they also taught the claimed medium containing executable instructions

34. Claim 20, 22-23 are rejected under 35 U.S.C. 103(a) as being unpatentable over Khandekar in view Born, U.S. Patent 6,631,484.

35. As to claim 20, Khandekar taught the system according to claim 19 as described above. Khandekar fails to discuss wherein the host comprises a host to initiate a large packet transaction.

Born teaches a system wherein a host comprises a host to initiate a large packet transaction [col. 9 lines 29-36]. Similar to Khandekar, Born teaches a system that transfers data between different types of devices. The system of Born enables transmission and reception of large sized data packet. As those of ordinary skill in the art will appreciate, the system of Born increases throughput over systems that only use small sized packet data.

It would have been obvious to one of ordinary skill in the art, having the teachings of Khandekar and Born before him at the time of the invention, to modify Khandekar to include the enabling of large packet reception and transmission as taught by Born.

One of ordinary skill would have been motivated to make this modification in order to increase throughput in view of Born. Increasing throughput would desirably reduce the processing time of the packets.

36. As to claim 22, Khandekar taught the system according to claim 19 as described above. Khandekar teaches wherein the memory mode comprises a synchronous memory (main memory 22) [figure 1].

Khandekar fails to discuss wherein the synchronous memory handles a large packet transaction.

Born teaches a system with devices that communicate a large packet transactions [col. 9 lines 29-36]. Similar to Khandekar, Born teaches a system that transfers data between different types of devices [col. 1 lines 13-15]. The system of Born enables transmission and reception of large sized data packet. As those of ordinary skill in the art will appreciate, the system of Born increases throughput over systems that only use small sized packet data.

It would have been obvious to one of ordinary skill in the art, having the teachings of Khandekar and Born before him at the time of the invention, to modify Khandekar to modify the synchronous memory of Khandekar to handle large-packet transactions as taught by Born.

One of ordinary skill would have been motivated to make this modification in order to increase throughput in view of Born. Increasing throughput would desirably reduce the processing time of the packets.

Art Unit: 2116

37. As to claim 23, Khandekar taught the system according to claim 19 as described above. Khandekar further teaches a physical layer device (host interface 18) [figure 1]. Khandekar fails to discuss whether the physical layer device responds to a large-packet transaction.

Born teaches a system with devices that communicate a large packet transactions [col. 9 lines 29-36]. Similar to Khandekar, Born teaches a system that transfers data between different types of devices [col. 1 lines 13-15]. The system of Born enables transmission and reception of large sized data packet. As those of ordinary skill in the art will appreciate, the system of Born increases throughput over systems that only use small sized packet data.

It would have been obvious to one of ordinary skill in the art, having the teachings of Khandekar and Born before him at the time of the invention, to modify Khandekar to modify the physical layer device of Khandekar to handle large-packet transactions as taught by Born.

One of ordinary skill would have been motivated to make this modification in order to increase throughput in view of Born. Increasing throughput would desirably reduce the processing time of the packets.

Conclusion

38. The prior art made of record and not relied upon is considered pertinent to applicant's disclosure.

U.S. Pat. No. 6,724,850 to Hartwell. This patent teaches a system that uses a PLL to synchronize data transfers between two different clock domains

U.S. Pat. No. 6,279,077 to Nasserbakht et al. This patent teaches creating a pulse based on two different clock signals.

U.S. Pat. No. 6,081,904 to Chencinski et al. This patent teaches a system and method to enable chips to operate and communicate at different frequencies.

Art Unit: 2116

U.S. Pat. No. 5,987,081 to Csoppenszky et al. This patent teaches a synchronizer used to transfer data between clock domains.

U.S. Pat. No. 5,905,766 to Nguyen. This patent teaches a synchronizer for transferring data from a first clock domain to a second clock domain.

U.S. Pat. No. 5,703,502 to Grewal et al. This patent teaches circuitry that detects a phase difference between two clocks.

U.S. Pat. No. 5,634,116 to Singer. This patent teaches a translator for synchronizing data from an external clock to an internal clock.

Any inquiry concerning this communication or earlier communications from the examiner should be directed to James K. Trujillo whose telephone number is (703) 308-6291 [mid October (571) 273-3677]. The examiner can normally be reached on M-F (7:30 am - 5:00 pm) First Friday Off.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Lynne Browne can be reached on (703)308-1159 [mid October (571) 273-3670]. The fax phone number for the organization where this application or proceeding is assigned is 703-872-9306.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see <http://pair-direct.uspto.gov>. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

James Trujillo
August 16, 2004


LYNNE H. BROWNE
SUPERVISORY PATENT EXAMINER
TECHNOLOGY CENTER 2100 2100